Translation lookaside buffer

Results: 83



#Item
41Computing / Computer architecture / CPU cache / Cache / Translation lookaside buffer / Memory hierarchy / IBM z10 / Computer memory / Computer hardware / Central processing unit

Microsoft PowerPoint - CPU Caches.ppt

Add to Reading List

Source URL: www.aristeia.com

Language: English - Date: 2013-01-31 17:37:04
42Computer memory / Central processing unit / Memory management / Concurrent computing / Translation lookaside buffer / L4 microkernel family / CPU cache / Page table / Gernot Heiser / Virtual memory / Computing / Computer architecture

High-Performance Microkernels and Virtualisation on ARM and Segmented Architectures Carl van Schaik† and Gernot Heiser†‡§ † Open Kernel Labs

Add to Reading List

Source URL: www.ssrg.nicta.com.au

Language: English - Date: 2013-10-20 22:09:47
43Parallel computing / Central processing unit / Computer memory / Cache / CPU cache / Non-Uniform Memory Access / Shared memory / Page / Translation lookaside buffer / Computing / Concurrent computing / Computer hardware

Tech. Rep[removed]Using Simple Page Placement Policies to Reduce the Cost of Cache Fills in Coherent Shared-Memory Systems Michael Marchetti, Leonidas Kontothanassis, Ricardo Bianchini, and Michael L. Scott

Add to Reading List

Source URL: www.cs.rochester.edu

Language: English - Date: 2011-03-27 21:03:45
44Central processing unit / Computer memory / Virtual memory / Translation lookaside buffer / Page / CPU cache / Thread / Direct memory access / Kernel / Computer hardware / Computer architecture / Computing

Incorporating Memory Management into User-Level Network Interfaces Matt Welsh, Anindya Basu, Thorsten von Eicken Department of Computer Science Cornell University User-level network interfaces allow applications direct a

Add to Reading List

Source URL: www.eecs.harvard.edu

Language: English - Date: 2003-03-27 14:17:09
45Computing / ARM Cortex-A9 MPCore / Tegra / Multi-core processor / CPU cache / Translation lookaside buffer / ARM Cortex-A15 MPCore / ARM Cortex-M / Computer architecture / ARM architecture / Computer hardware

Cortex-A9 Microprocessor Unit Subsystem

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2014-08-20 16:09:24
46Virtual memory / Central processing unit / CPU cache / Mmap / Page table / Translation lookaside buffer / C dynamic memory allocation / Radix tree / Page / Memory management / Computing / Computer memory

RadixVM: Scalable address spaces for multithreaded applications Austin T. Clements, M. Frans Kaashoek, and Nickolai Zeldovich MIT CSAIL A BSTRACT

Add to Reading List

Source URL: people.csail.mit.edu

Language: English
47Computer memory / Computer architecture / Computing / Translation lookaside buffer / Nios II / Memory management unit / Page table / CPU cache / Page / Virtual memory / Computer hardware / Central processing unit

Programming Model, Nios II Processor Reference Handbook

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2014-02-14 18:17:39
48Virtual memory / Central processing unit / Memory management / CPU cache / Translation lookaside buffer / Solid-state drive / Cache / Page table / Computer data storage / Computer hardware / Computer memory / Computing

A Protected Block Device for Persistent Memory Feng Chen Louisiana State University [removed] Michael P. Mesnier

Add to Reading List

Source URL: storageconference.us

Language: English - Date: 2014-06-07 16:49:20
49Central processing unit / Computing / CPU cache / Microarchitecture / Cache / Alpha 21064 / Dynamic random-access memory / MIPS architecture / Translation lookaside buffer / Computer hardware / Computer architecture / Computer memory

1 A Pipelined Asynchronous Cache System Mika Nystr¨om, Andrew M. Lines, Alain J. Martin Abstract— We present the design of a pipelined cache system for use

Add to Reading List

Source URL: www.async.caltech.edu

Language: English - Date: 2008-06-02 20:27:46
50Virtual memory / Central processing unit / Supercomputers / Memory management / Translation lookaside buffer / Memory address / Thread / 64-bit / Page table / Computing / Computer memory / Computer hardware

Memory Integration: Implementing the Memory Model in Hardware J.P. Grossman ([removed]) The Problem: The memory model of early computers was simple: memory was external storage for data; data could

Add to Reading List

Source URL: www.ai.mit.edu

Language: English - Date: 2001-05-13 17:32:54
UPDATE